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ABSTRACT  
 
Recessed-source/drain silicon-on-insulator (Re-S/D SOI) MOSFETs are being researched in 
both academia and industry because of its high drain current drive capability. In a Re-S/D SOI 
MOSFET, source and drain regions are stretched into the buried oxide (BOX) in order to reduce 
the series resistance.  
The electrical parameters are most important parts in defining the functionality of the device. 
First objective of the project work is to meet the electrical parameter specifications like 
threshold voltage, subthreshold swing, ON current and leakage current specified in ITRS 2011 
and some other technical literature by adjusting of physical parameters like, silicon channel 
thickness, channel length and gate oxide thickness, that means it has to find out the physical 
parameters of the device for the standard values of electrical parameters. So, it has to maintain 
these device parameters for given specified values, the channel thickness, oxide thickness and 
gate length are adjusted accordingly. 
Fully depleted Re-S/D SOI MOSFETs possess good short channel immunity and close to ideal 
subthreshold characteristics. A number of attempts have been done to model the subthreshold 
characteristics of Re-S/D SOI MOSFETs with undoped or uniformly doped channel for getting 
more physical insight. However, the actual doping profile after the ion implantation step differs 
from uniform profile and resembles much with the Gaussian profile.  In addition, the Gaussian 
profile in turn gives two more parameters, projected range (RP) and straggle (σp), which can 
control the device characteristics. 
In this project work, an effort has been done to develop a novel model for the threshold voltage 
of Re-S/D SOI MOSFETs with vertical Gaussian doping profile in the channel. The two-
dimensional Poisson’s and Maxwell equation has been solved in the channel region of the 
 iii 
 
device considering the proper boundary conditions. The developed analytical model predicts 
the threshold voltage of the device for wide variations in the device parameters. MATLAB has 
been used for calculation of the analytical model results with variations in the device 
parameters. The model results are compared by the result obtained with ATLASTM device 
simulator to verify the accuracy of the model. 
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CHAPTER 1 
INTRODUCTION 
 
1.1 Semiconductors Materials 
Semiconductor Physics is the branch of science which deals with behaviour of semiconductors. 
Semiconductors derive their name from the fact that they conduct the current better than 
insulators, but not as well as conductors. These materials have negative-temperature-
coefficient (NTC) of resistance. The resistivity of the semiconductor materials are lies between 
10-4< ρ<108 Ω-m. The electrical properties of these materials can be varied with impurity 
content, temperature and optical excitation. Due to these changeability nature of the 
semiconductor materials, it is the usual choices for electronic devices for industrial and 
research work. 
 
1.2 Semiconductor Devices 
During past years, vacuum tubes, devised in 1905 by Ambrose Fleming were used as basic 
components in electronic devices. Although the first MOS transistor was invented by J.E. 
Lilienfeld in 1926 [1] (Fig 1.1) but the semiconductor devices became extremely popular after 
the invention of BJT in 1948 by Shockley, Bardeen and Brattain at Bell Telephone 
Laboratories, which replaced the vacuum tube in electronics field because of its small size, 
high efficiency, high stability, high durability and cheaper also in comparison to vacuum tubes. 
It was commercialized by Texas Instruments in 1954 by production of junction transistors for 
portable radios. 
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The Field Effect Transistors (FET) were developed to improve the consistency of the device. 
The field effect transistor comes in several forms. In junction FET (JFET), the depletion width 
of reverse biased p-n junction varies with the applied gate voltage. The Metal Semiconductor 
FET (MESFET) was developed by junction by shottky barrier. Metal-insulator-semiconductor 
(MESFET) became an alternate device in the early 1960s, when two scientist, Kahng and Atalla 
developed demonstrated the techniques for growing the oxide layers. In the MESFETs, the 
metal gate electrode was separated from semiconductor by an insulator. MOSFET, stands for 
Metal Oxide Semiconductor Field Effect Transistor, is a special case of MESFET in which 
oxide layer is used as the insulator.  
 
Fig. 1.2 The cross sectional view of n-channel MOSFET 
Fig 1.1 First MOS Transistor patented by J.E. Lilienfeld 
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MOSFETs are basically four terminal devices: Source, Drain, Gate and Substrate. The carriers 
transports from the source into drain across the channel region causes the conduction in the 
device. The silicon dioxide (SiO2) is used as insulator which is sandwiched between 
polycrystalline gate and the channel region, region between source and drain. A simplified 
structure of MOSFET is shown in fig 1.2 (n-channel MOSFET) which doped with p-type 
semiconductor base.  
 
1.3 Device Scaling 
The historical trend for semiconductor devices has been constantly reduction of device 
dimensions which refers as device scaling. The scaling of device is starts with the insight of 
Lilienfeld of MOS Transistor which switch the vacuum tube with trivial size of semiconductor 
devices [1]. The idea of the integrated circuits (IC) was conceptualized by Jack Kilby in 1958 
at Texas Instruments and the first IC was fabricated by Robert Noyce at Fairchild Corporation. 
“There is plenty of room at the bottom” is the prominent speech which was conveyed by 
Richard Feyman in 1959. In 1960s, Gordon Moore gave a statement that in every 18 moth, the 
number of transistors in the chip doubles which is called as Moore’s law.  
 
 
 
 
 
 
 
Fig 1.3 First IC fabrication at Fairchild 
Corporation 
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The miniaturization of the MOS ICs is the world’s growing requirement which reduces the 
dynamic power consumption through lesser voltage and upsurge the packing density of the 
chip. It leads to cheaper, small sized and low power semiconductor devices through VLSI 
design. The scaling of MOS transistors improve the frequency response and current drive. 
However, it has been promising to incorporate of billions of transistors on a single chip by 
scaling of the device but there are many difficulties in fabrication of the device.  
The reduction of the dimensions of transistors causes the change in the the operational 
characteristics of the MOSFETs. Some limitations restrict the extent the scaling. Scaling of the 
MOS transistors is apprehensive with efficient reduction of overall dimensions of the devices, 
while maintaining the geometric ratios defined in larger devices. The comparative scaling of 
the devices rise the density of the chip. 
There are two scaling strategies: 
1. Constant Field Scaling (Full scaling) 
2. Constant Voltage Scaling 
 
Fig 1.4 Chip density showing Moore’s law 
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In full scaling, also called as full scaling, the physical dimensions of the devices are scaled 
down by a factor ‘S’ by preserving the magnitude of internal electric field in the MOSFETs. 
All the potentials are scaled down proportionally to attain the full scaling. While in constant 
voltage scaling, the physical dimensions of the MOSFETs are reduced by the factor S but the 
potentials are remain unchanged. The doping densities must be increased by S2 to maintain the 
charge field relations. Table 1.1 shows both scaling of MOSFETs and their effects. 
 
The constant voltage scaling is preferred over full scaling in various cases due to the 
external potential level limitations. However, the constant voltage scaling rises the current 
density and power density by the factor S3 causes some serious problems such as 
electromigration, electrical over-stress, hot carrier degradation and oxide breakdown.  
 
Table 1: Scaling of the MOSFETs and their effects  
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1.4 Short Channel Effects (SCEs) 
It arises in the device when the effective channel length of device becomes approximately equal 
to thickness of depletion region at source-channel and drain-channel junctions. 
1.4.1 Drain induced barrier lowering 
The current conduction in the device is caused by flow of carriers from source to drain across 
the channel. At gate voltage less than threshold voltage i.e in the cut-off region, the potential 
barrier is occurred due to which flow of carriers is blocked. As the applied gate voltage 
increases, the potential barrier falls down. In the short channel MOSFETs, the gate and drain 
voltages control the potential barrier is controlled. The potential barrier decreases as the drain 
voltage upsurges which allows the carrier flow even if the applied gate voltage is less than the 
threshold voltage. This phenomena is called as drain induced barrier lowering (DIBL). The 
channel current is called as subthreshold current under this condition.  
1.3.2 Hot carrier effects 
The down scaling creates the high electric field in the channel due to which, the carriers 
(electrons and holes) achieved the high kinetic energies. These high energized carriers are 
injected into the oxide. It is called as hot carrier injection. These injected carriers are trapped 
into the oxide, results in increase of oxide charges and thus the threshold voltage is increased 
which reduce the device performance and affect the control of gate voltage on the drain current. 
1.3.3 Velocity saturation 
The device performance of the small geometry devices are influenced by the velocity 
saturation, results in decrease of the trans-conductance in the saturation region of device. At 
low electric field intensity, the electron drift velocity is directly proportional to the electric 
field. The electron drift velocity increases gradually with electric field and converges to 
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saturation level. Instead of pinch off, the velocity saturation restricted the drain current. This 
phenomena happens when device is scaling down without lowering the bias voltages.  
 
1.5 SOI MOSFETs 
In the silicon-on-insulator (SOI) MOSFET, an insulator layer called buried oxide, is introduces 
between the silicon layer and semiconductor substrate. It decreases the parasitic device 
capacitance. The silicon dioxide (SiO2) is widely used as insulator layer.  
There are many advantages of SOI MOSFETs over conventional MOSFETs as follows: 
1. Lower parasitic capacitance  
2. Resistance to latch up  
3. Higher performance at equivalent VDD 
4. Reduced temperature dependency  
5. Better yield due to high density 
6. Lower leakage currents 
 
There are two types of SOI MOSFETs:  
1. Partially depleted SOI (PD-SOI) MOSFETs 
2. Fully depleted SOI (FD-SOI) MOSFETs 
In the PD-SOI, the channel region between source and drain is partially depleted while the 
channel is completely depleted in case of FD-SOI. FD-SOI is preferred because of its thin size, 
low leakage currents and enhanced power consumption characteristics. 
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However, SOI MOSFETs has admirable control on the short channel effects, but the thin source 
and drain regions of the device contributes high series resistance. To decrease the series 
resistance, the recessed-source/drain silicon-on-insulator (Re-S/D SOI) MOSFETs are 
established by lengthening the source and drain regions into the buried oxide (Fig. 1.6). 
Additionally, the Re-S/D SOI MOSFET has the coupling of bottom edge of silicon layer (back 
channel) to the source and drain through the buried oxide (BOX). 
 
 
1.6 Thesis Objectives 
The main objective of the thesis is to develop a novel analytic model for threshold voltage with 
 
Fig. 1.5(a) Partially Depleted SOI MOSFET 
 
Fig. 1.5(b) Fully Depleted SOI MOSFET 
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vertical Gaussian doping profile in the channel. The thesis covers the complete analysis of 
threshold modeling of Recessed source drain SOI MOSFET in which a simple approximation 
has made that the doping concentration in the channel in vertical direction is Gaussian while 
the lateral doping is uniform. Based on this approximation, the surface potential at the front 
and back channel is derived taking 2-D Poison’s equations and appropriate boundary 
conditions. The threshold voltage has been expressed and analysed which is verified by the 
result achieved ATLAS SILVACO. 
 
1.7 Thesis Outlines 
Following this chapter introduction, the remaining part of the thesis can be summarized as 
follows: 
Chapter-2: Literature Review 
This chapter describes the literature review in which the previous work is briefed and a model 
of Re-S/D SOI MOSFETs is being proposed. 
Chapter-3: Device Simulation Methodology 
This chapter explains about the 2-D simulator software ATLASTM SILVACO which is used 
for verifying the result obtained from the model. 
Chapter-4: Device Design 
This chapter describes the variation of basic characteristics of device with physical parameters 
of the Re-S/d SOI MOSFETs. 
Chapter-5: Mathematical Modeling 
This chapter describes the mathematical modeling for surface potentials and threshold voltage 
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using the 2-D Poisson’s equations and boundary conditions, 
Chapetr-6: Conclusion 
This chapter is final section of the thesis which contains the conclusions of the complete project 
work. 
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LITERATURE SURVEY 
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CHAPTER 2 
LITERATURE REVIEW 
 
2.1 Introduction 
The down scaling of the MOS devices are furthermost effective approach to increase the 
performance of the device. Dennard [2] presented an ideal down scaling method. The potential 
in space charge region is high (fig 2.1), and thus, source charge carriers are appealed to the space 
charge region due to which the leakage current is increased. The device is scale down by a scaling 
factor and thus, space charge region is suppressed, causes the reduction in the leakage current. 
The downsizing has been very aggressive by shrinking the gate length. By taking ITRS 2008 
Update [3] as reference, a roadmap has been described by H.Iwai [4] which explains a logic 
CMOS Technology for high performance. 
 
 
 
 
 
Fig 2.1 A simple MOSFET showing space charge region 
However, the MOSFETs down scaling is requisite, but the short channel effects (SCEs) like 
high subthreshold currents, drain induced barrier lowering, hot carriers, threshold voltage roll-
off etc. affect the device [5-6]. To conquer the short channel effects, a number of suggestions 
has been introduced this includes a retrograde doped channel [7-8], an ultra-thin source drain 
junction [9-10] and backside conducting layer [11]. However, for further exploration is needed 
for ultra-thin body MOSFETs.  
The SOI technology has been advanced successively in recent years. The ultra-thin SOI 
D S 
Space charge region 
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MOSFETs is introduced to investigate and analyse the short cannel effects. The SOI wafers is 
equipped by epitaxial layer transfer technique which is used in fabrication of SOI MOSFETs 
[11-15]. While scaling down, the SOI MOSFETs agonized with drawbacks that it has high 
source drain series resistances and low drive currents [16-19]. To overcome these problems, 
recessed source/drain silicon-on-insulator (Re-S/D SOI) MOSFET is proposed and 
implemented [20-21] which is achieved by stretching the source/drain regions into the buried-
oxide (BOX).  
 
2.2 Re-S/D SOI MOSFETs: Modeling and Simulation 
The analytical models and simulations have been done for fully-depleted SOI MOSFETs by 
using two dimensional (2D) Poisson’s equation and derived the expression of potential 
distribution and threshold voltage [22-28]. K. Young [22] analysed potential distribution in FD 
SOI MOSFETs in which the lateral electric field across the source and drain regions got 
affected intensely by the vertical field through the channel region due to which the short-
channel effects (SCEs) is expressively pull down by shrinking the channel thickness. Since, 
Young has considered zero electric field at back channel and therefore, this model is 
independent of BOX thickness and it is also not applicable for long channel devices. The model 
for threshold voltage and subthreshold swing have been established with potential distribution 
in the channel [23-25]. K. Suzuki et al. [26] considered the 2D effects in both regions silicon 
and buried oxide to derive the expression for threshold voltage.  
In these models, the threshold voltage has been derived by taking the assumption that the 
channel is uniformly doped. However, the devices is doped with ion implantation, it bear a 
resemblance to Gaussian distribution. The Gaussian function has maximum doping 
concentration Np at straggle range Rp with standard deviation (σP) by which the concentration 
in the channel can be controlled. G. Zhang et al. [27] proposed a model for threshold voltage 
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of short channel single gate FD SOI MOSFETs assuming the non-uniform channel doping.  
The channel concentration has been taken as uniform along channel length while the 
concentration along the vertical direction of channel is non uniform which is Gaussian Profile. 
The semiconductor devices has been constantly shrinking by reducing the device dimensions 
which has certain technological limits and hence the replacement of device is requisite which 
leads to SOI technology. However, the SOI MOSFETs with ultra-thin body has admirable 
control of SCEs but it has a major problem that the series resistance of this device is quite high. 
In order to reduce this problem, the Re-S/D SOI MOSFET is used. B.Svilicic et al.  [28] 
developed the analytic model of potential distribution in the channel and threshold voltage for 
Re-S/D SOI MOSFETs. Saramekala et al. [29] p resented a model for threshold voltage o f  
Re-S/D SOI MOSFETs in which dual-metal-gate (DMG) i s  u s e d  and described superior 
hot-carrier characteristic with two metal gate in series contact. Ajit Kumar et al. [30] also 
presented a model for the threshold voltage of short-channel Re-S/D SOI MOSFETs using the 
substrate induced surface potential (SISP) due to which the accuracy of model has been 
increased over wide range of device parameters and substrate bias. In these paper, the potential 
distribution at front channel and back channel are derived by taking into consideration a 
parabolic variation of potential perpendicular to the channel. The derivation is established by 
solving the two dimensional Poison’s equations and using suitable boundary conditions. The 
analytical model result is compared and verified with the result performed using the 2-D 
simulator Atlas Silvaco. 
 
 
2.3 Improvement Proposed 
Since, the devices are doped with ion implantation, it bear a resemblance to Gaussian 
distribution. The analytical model for surface potential and threshold voltage of a Re-S/D SOI 
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MOSFETs is proposed using Gaussian distribution in the channel. The analysis of this model 
has a simple approximation that the doping concentration in the channel in vertical direction is 
Gaussian while the lateral doping is uniform. Based on this approximation, the surface potential 
at the front and back channel is derived taking 2D Poison’s equations and appropriate boundary 
conditions. The threshold voltage has been expressed and analysed which is verified by the 
result achieved ATLAS SILVACO. 
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CHAPTER 3  
DEVICE DESIGN 
 
3.1 Introduction 
As downsizing of the device reaches in subthreshold region, the phenomena arises called as the 
short channel effects [31]. The short channel effects interrupt the basic characteristics of the 
device as the device dimensions changes due to electrical characteristics of the materials used 
in the device. The basic characteristics of the devices includes threshold voltage, shubthreshold 
swing, on and off currents which will be varied with physical parameters of the device such as 
channel length, channel thickness, gate oxide thickness etc.  
This chapter explains the device characteristics variation with physical device parameters of 
the Re-S/d SOI MOSFETs.  The device is simulated in a 2-D simulator tool named ATLASTM 
provided by SILAVACO Inc. According to the ITRS 2011 specification for 22 nm gate length 
NMOS transistor, the threshold voltage (Vth) is 0.306V, subthreshold swing (SS) is 70mV/dec, 
on current (Ion) is 100 μA/μm and the leakage current (Ioff) is 1582 nA/μm [4.2]. The aim of 
this chapter is to obtain electrical characteristics of the device detailed in ITRS 2011 
specifications and thus, the physical parameter is need to be adjusted in order to maintain the 
specific value of electrical characteristics of the device. 
 
3.2 Device Structure 
The Re-S/D SOI MOSFETs are obtained by extending the source and drain region into the 
buried oxide. The fig 3.1 shows a general structure of a Re-S/D SOI MOSFET obtained from 
ATLAS. 
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Table 3.1 shows the values of key parameters which is used in simulation for obtaining the 
electrical characteristics. 
 
Table 3.1 Values of key parameters 
Parameters Symbol Values 
Gate length LG 22nm-45nm 
Silicon layer (SOI) thickness tSi 2nm-20nm 
Oxide thickness tox 1nm-4nm 
Thickness of the source/drain extensions into the BOX tRSD 30nm 
Buried oxide thickness tox 100nm 
Source/Drain doping NSD 1x10
20 /cm3 
Channel doping NA 1x10
16 /cm3 
Substrate doping NSUB 1x10
16 /cm3 
Gate voltage VGS 0.2-0.4V 
Drain Voltage VDS 0.2-0.4V 
 
 
 
 
Fig 3.1 The Re-S/D SOI MOSFET Structure in ATLAS showing the doping profile 
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3.3 Simulation Results and Discussion 
The electrical characteristics has been obtained with varying the channel thickness, oxide 
thickness and gate length. Since with downscaling the channel length the threshold voltage 
decreases due to short channel effects and thus in order to achieve the constant threshold 
voltage, the channel thickness will also have to decrease. It is clearly seen in fig 3.2 that as the 
device channel length is scaled down, the channel thickness will also have to reduce in order 
to achieve the threshold voltage 0.306V. The fig 3.2 is also describe that at fixed threshold 
voltage and channel length, the channel thickness is inversely proportional to oxide thickness. 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Similarly, the physical parameters has been adjusted in order to get the optimal subthreshold 
 
 
Fig.3.2 Channel thickness vs Channel length at different oxide thickness  
for threshold voltage (Vth)=0.306V 
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swing (SS) 70mV/dec, on current (Ion) 100uA and off current (Ioff) 1.582uA as prescribed in 
ITRS 2011 shown in fig 3.3, 3.4 and 3.5 respectively. In fig 3.3, the channel thickness is 
decreases with channel length to achieve the subthreshold swing 70mV/dec listed in ITRS. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 3.4 and 3.5 shows relation between channel thickness and gate length to achieve the 
optimal value of on current 100uA and leakage current 1.582uA. 
 
 
 
 
 
Fig.3.3 Channel thickness vs Channel length at different oxide thickness  
for subthreshold swing (SS)=70mV/dec 
 
 22 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.3.4 Channel thickness vs Channel length at different oxide thickness  
for on current (Ion)=100 um/um 
 
 
Fig.3.5 Channel thickness vs Channel length at different oxide thickness  
for off current (Ioff)=1.582 uA/um 
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CHAPTER 4  
MATHEMATICAL MODELING OF DEVICE 
 
4.1 Introduction 
The device models describe the device behaviour in appellation of voltage-current (V-I), 
voltage- capacitance (V-C) characteristics and carrier transport process which takes abode aural 
the device. It deals with classical, semi classical, particle and quantum transport methodologies. 
The device models can be divided into two categories: physical device modeling and equivalent 
circuit model. Physical device models describes the semiconductor equations, device geometry 
and doping which is used to predict the carrier transport process and terminal behaviour of the 
device. On the other hand, equivalent circuit models incorporate the electrical behaviour of the 
device. The physical device models provide detailed operation of device but it needs lengthy 
and complex analysis. However, closed form analytical models can be obtained based on 
device physics that are valid over wide range of device operation. 
The analytical model comprises two-dimensional (2-D) and three dimensional (3-D) effects in 
the device where model equations are derived from device physics. This model is based on 
surface potential analysis of channel using 2-D Poisson’s equation. The gate voltage is required 
to create the electrostatic field which causes the electrostatic potential in the channel region 
which is varied along the channel length. Then, the minimum surface potential and its position 
is calculated by solving the Poisson’s equations and it is used to find the threshold voltage of 
the device. A number of analytical models for the threshold voltage of SOI MOSFETs has been 
presented. In those models, the concentration in the channel has been taken as uniform. 
However, the device resembles non-uniform doping in ion implantation. Here, the channel 
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doping profile is treated as uniform along channel length while non-uniform along vertical 
direction which is assumed to be a Gaussian distribution. 
4.2. Theoretical Model 
4.2.1 Potential Distribution 
The channel of the device is doped with p-type semiconductor which is vertical Gaussian 
profile in nature. The channel doping concentration N0(y) can be given by 
𝑁0(y) = 𝑁𝑝exp⁡[−
1
2
(
𝑦−𝑅𝑝
𝜎𝑝
)
2
]       (4.1) 
 
 
 
 
 
 
 
 
 
 
 
 
𝑡𝑔𝑜𝑥  
𝑡𝑠𝑖  
𝑡𝑏𝑜𝑥  
𝑡𝑟𝑠𝑑  
𝑁𝐺  
𝑵𝟎(𝒚) 
Gate Oxide Layer (GOX) 
𝑁𝑆𝐷 
𝑥 
𝑁𝑆𝐷 
𝑑𝑏𝑜𝑥  
Buried Oxide Layer 
(BOX) 
𝑦 
𝑁𝑆𝑈𝐵 
Fig. 4.1 Re-S/D SOI MOSFET structure showing device dimensions 
Silicon Body (SOI Layer) 
Front Channel 
Back Channel 
𝑉𝐺  
𝑉𝐷 𝑉𝑆 
𝑉𝑆𝑈𝐵 
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Let us assume 
𝑦−𝑅𝑝
√2𝜎𝑝
= 𝜏          (4.2) 
From above equation, 
at y=tSi, 𝜏 =
𝑡𝑆𝑖−𝑅𝑝
√2𝜎𝑝
= 𝐴       (4.3) 
at y=0,  𝜏 = −
𝑅𝑝
√2𝜎𝑝
= 𝐵       (4.4) 
The 2D potential equation in the channel region of the recessed source/drain SOI MOSFETs 
which is defined by Poisson’s equation, can be written as, 
𝜕2ψ(𝑥,𝑦)
𝜕𝑥2
+
𝜕2ψ(𝑥,𝑦)
𝜕𝑦2
=
𝑞𝑁0(𝑦)
𝑘𝑆𝑖
    (0<y<tSi)    (4.5)  
where  
ψ(x,y)= Channel potential distribution 
q = the electron charge and  
kSi = dielectric constant of silicon.  
The equation (4.5) can be rewrite by substituting equation (4.2)  
𝜕2ψ(𝑥,𝜏)
𝜕𝑥2
+
1
2𝜎𝑝
2
𝜕2ψ(𝑥,𝜏)
𝜕𝑦2
=
𝑞𝑁𝑝
𝑘𝑆𝑖
exp⁡(−𝜏2)   (B< τ <A)   (4.6) 
The solution of equation (4.6) can be estimated as, 
ψ(𝑥, 𝜏) = 𝐾0(𝑥) + 𝐾1(𝑥)𝜏 + 𝐾2(𝑥) [𝜏 erf(𝜏) +
exp⁡(−𝜏2)
√𝜋
]    (4.7) 
where coefficients K0(x), K1(x) and K2(x)  are functions of x only and for further 
calculations, it can be used as K0, K1 and K2 respectively. 
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Poisson’s Equations can be solved by using the boundary conditions as follows: 
1. Potential at the front channel (x=0): 
ψ(0, 𝑦) = ψ𝑓          (4.8) 
2. potential at the back channel (x=tSi): 
 ψ(𝑡𝑆𝑖 , 𝑦) = ψ𝑏         (4.9) 
3. Electric flux at the front channel (x=0): 
𝑘𝑺𝒊.
𝑑ψ(𝑥,𝑦)
𝑑𝑥
|𝑦=0 = 𝑘𝐺𝑂𝑋
ψ𝑓−(𝑉𝐺−𝑉𝐹𝐵1)
𝑡𝐺𝑂𝑋
       (4.10) 
4. Electric flux at the back channel (x=tSi): 
𝑘𝑠𝑖.
𝑑ψ(𝑥,𝑦)
𝑑𝑥
|𝑦=𝒕𝑠𝑖 = 𝑘𝐵𝑂𝑋
 (𝑉𝐷−𝑉𝐹𝐵2)−ψ𝑏
𝑡𝑅𝑆𝐷
+ 𝑘𝐵𝑂𝑋
 (𝑉𝑆−𝑉𝐹𝐵2)−ψ𝑏
𝑡𝑅𝑆𝐷
+ 𝑘𝐵𝑂𝑋
 (𝑉𝑆𝑈𝐵−𝑉𝐹𝐵2)−ψ𝑏
𝑡𝑅𝑆𝐷
 
           (4.11) 
5. Potential at the source-channel interface (y=0) 
ψ(𝑥, 0) = 𝑉𝑏𝑖           (4.12) 
6. Potential at the drain-channel interface (y=L) 
ψ(𝑥, 𝐿) = 𝑉𝑏𝑖+𝑉𝐷𝑆         (4.13) 
where 𝑘𝑆𝑖, 𝑘𝐺𝑂𝑋  and 𝑘𝐵𝑂𝑋  are the dielectric constants of channel, gate oxide  (GOX) and 
buried oxide (BOX) respectively; 𝑉𝑆, 𝑉𝐷  and 𝑉𝑆𝑈𝐵  are the source, drain and substrate 
voltages; 𝑉𝑏𝑖  is the built-in voltage at source/drain and channel region interface; 𝑉𝐹𝐵1, 𝑉𝐹𝐵2 
and 𝑉𝐹𝐵3 are the flat band voltages between front channel and gate, source-drain and channel 
and substrate and back channel respectively which can be expressed as follows: 
𝑉𝑏𝑖 = (
𝑘𝑇
𝑞
) 𝑙𝑛 (
𝑁𝑆𝐷𝑁0(𝑦)
𝑛𝑖
2 )        (4.14) 
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𝑉𝐹𝐵1 = 𝜙𝑀 −𝜙𝑆𝑖         (4.15) 
𝜙𝑆𝑖 =
𝜒𝑆𝑖
𝑞
+
𝐸𝐺
2𝑞
+ (
𝑘𝑇
𝑞
) 𝑙𝑛 (
𝑁𝑆𝐷𝑁0(𝑦=0)
𝑛𝑖
2 )      (4.16) 
𝑉𝐹𝐵2 = (
𝑘𝑇
𝑞
) 𝑙𝑛 (
𝑁𝑆𝐷𝑁0(𝑦=𝑡𝑆𝑖)
𝑛𝑖
2 )       (4.17) 
𝑉𝐹𝐵3 = (
𝑘𝑇
𝑞
) 𝑙𝑛 (
𝑁𝑆𝑈𝐵
𝑛𝑖
)        (4.18) 
where 𝜙𝑀 and  𝜙𝑆𝑖  are the work functions of gate and silicon body, 𝑁0(𝑦 = 0) and 𝑁0(𝑦 =
𝑡𝑆𝑖) are the concentrations at front channel and back channel surfaces. 
 
 
 
 
 
 
 
 
 
 
The fig. 4.2 shows the intrinsic capacitances in the device, which can be defined as: 
1. The silicon body capacitance 
𝐶𝑆𝑖 =
𝑘𝑆𝑖
𝑡𝑆𝑖
         (4.19) 
2. The gate oxide capacitance 
 𝐶𝐺𝑂𝑆 =
𝑘𝐺𝑂𝑋
𝑡𝐺𝑂𝑋
         (4.20) 
𝐺 
𝑆 𝐷 
𝑪𝒃𝒐𝒙 
𝑪𝑹𝑺𝑫 𝑪𝑹𝑺𝑫 
𝑪𝑺𝒊 
𝑪𝑮𝑶𝑿 
Fig. 4.2 Re-S/D SOI MOSFET structure showing the intrinsic 
𝑉𝐺  
𝑉𝐷 𝑉𝑆 
𝑉𝑆𝑈𝐵 
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3. The buried oxide capacitance 
 𝐶𝐵𝑂𝑋 =
𝑘𝐵𝑂𝑋
𝑡𝐵𝑂𝑋
         (4.21) 
4. The recessed source-drain buried oxide 
 𝐶𝑅𝑆𝐷 =
𝑘𝐵𝑂𝑋
𝑡𝑅𝑆𝐷
∗         (4.22) 
However, for the low drain voltage, the recessed source and drain will be influence by buried 
oxide region. Therefore, channel are connected with recessed source and drain by two identical 
capacitances 𝐶𝑅𝑆𝐷  (Fig. 3.3) which can be expressed as 
𝐶𝑅𝑆𝐷 = {
𝑘𝐵𝑂𝑋
𝜃
𝑙𝑛 (1 +
𝐿
2𝑑𝐵𝑂𝑋
)⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡
𝑘𝐵𝑂𝑋
𝜃
𝑙𝑛 (1 +
𝑡𝑅𝑆𝐷
2𝑑𝐵𝑂𝑋
)⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡
  
; 𝑓𝑜𝑟⁡
𝐿
2
⁡< 𝑡𝑅𝑆𝐷 ⁡𝑜𝑟⁡𝑡𝑅𝑆𝐷 = 0
⁡; 𝑓𝑜𝑟⁡
𝐿
2
⁡> 𝑡𝑅𝑆𝐷⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡
   (4.23) 
Where 𝑑𝐵𝑂𝑋  should not be zero. The angle 𝜃 the effective angle between two slanted electrode, 
can be calculated by 
𝜃 =
𝜋
2
+
𝜋
2
. sech
𝑡𝑅𝑆𝐷
𝑑𝐵𝑂𝑋
          (4.24) 
The value of angle 𝜃 is varied from 𝜋 2⁄ ⁡to π for the recessed source drain SOI MOSFTs. For 
the conventional SOI MOSFET, there is no overlapping of source-drain over buried oxide 
(BOX) i.e. 𝑡𝑅𝑆𝐷 = 0 which gives the effective angle zero (𝜃 = 0). Practically, the value of 𝜃 
is be minimum (𝜃 = 𝜋 2⁄ ) if 𝑡𝑅𝑆𝐷 > 3𝑑𝐵𝑂𝑋  which means that the channel is coupled with 
source/drain regions perpendicularly. 
By substituting the boundary conditions in equation (10), the coefficients K0, K1 and K2 can be 
obtained as 
𝐾0 = ψ𝑓 − 𝐵𝐾1 − 𝐾2 {𝐵. erf(𝐵) +
exp⁡(−𝐵2)
√𝜋
}    (4.25) 
𝐾1 =
√2𝜎𝑝
𝐶𝑆𝑖𝑡𝑆𝑖
{𝐶𝐺𝑂𝑋 . ψ𝑓 − 𝐶𝐺𝑂𝑋(𝑉𝐺 − 𝑉𝐹𝐵1)} − erf⁡(𝐵)𝐾2    (4.26) 
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𝐾2 =
𝐸
𝐶𝑆𝑖𝑡𝑆𝑖
{𝐶𝐺𝑂𝑋(𝑉𝐺 − 𝑉𝐹𝐵1) + 𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) + 𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2) − 𝐶𝐺𝑂𝑋 . ψ𝑓 −
(2𝐶𝑅𝑆𝐷 + 𝐶𝐵𝑂𝑋). ψ𝑏}         (4.27) 
where, 
 𝐸 =
√2𝜎𝑝
exp(−𝐴)−exp⁡(−𝐵)
         (4.28) 
By using equations (4.25-4.27), we can find the relation between ψ𝑓 and ⁡ψ𝑏 as 
ψ𝑏{𝑡𝑆𝑖(𝐶𝑆𝑖 + 2𝐶𝑅𝑆𝐷 + 𝐶𝐵𝑂𝑋) + 𝐷(2𝐶𝑅𝑆𝐷 + 𝐶𝐵𝑂𝑋)} = ψ𝑓{𝐶𝑆𝑖𝑡𝑆𝑖 −𝐷𝐶𝐺𝑂𝑋} +
(𝑉𝐺 − 𝑉𝐹𝐵1)𝐷𝐶𝐺𝑂𝑋 + {𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) + 𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2)}(𝐷 + 𝑡𝑆𝑖) 
(4.29) 
where, 
𝐷 =
√2𝜎𝑝
√𝜋
.
exp(−𝐴2)−exp⁡(−𝐵2)
exp(−𝐴)−exp⁡(−𝐵)
− 𝑅𝑝          (4.30) 
The potential is distributed over the channel in the channel which is varied in both direction, 
laterally and vertically. For modeling of the device for threshold voltage, the potential is needed 
to obtain at front surface and back surface of the channel.  
In order to obtain the front channel surface potential, the expressions of the coefficients K0, K1 
and K2 should be in term of ψ𝑓 only while for the back channel surface potential, the 
expressions of  the coefficients K0, K1 and K2 should be in term of ψ𝑏 only.  
Using equation (4.25-4.29), K0, K1 and K2 can be written in the terms of ψ𝑓only as following: 
𝐾0 = ψ𝑓 − 𝐵𝐾1 − 𝐾2 {𝐵. erf(𝐵) +
exp⁡(−𝐵2)
√𝜋
}    (4.31) 
𝐾1 =
√2𝜎𝑝
𝐶𝑆𝑖𝑡𝑆𝑖
{𝐶𝐺𝑂𝑋 . ψ𝑓 − 𝐶𝐺𝑂𝑋(𝑉𝐺 − 𝑉𝐹𝐵1)} − erf⁡(𝐵)𝐾2    (4.32) 
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𝐾2 = 𝐴𝑓1(𝑉𝐺 − 𝑉𝐹𝐵1) + 𝐴𝑓2{𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) + 𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2)} − 𝐴𝑓3ψ𝑓  
           (4.33) 
where, 
𝐴𝑓1 = (
𝐸
𝑡𝑆𝑖
) (
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
) {
1+
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
1+
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
+
𝐷
𝑡𝑆𝑖
}          (4.34) 
𝐴𝑓2 = (
𝐸
𝑡𝑆𝑖
) (
1
𝐶𝑆𝑖
) {
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
1+
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
+
𝐷
𝑡𝑆𝑖
}       (4.35) 
𝐴𝑓3 = (
𝐸
𝑡𝑆𝑖
) (
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
) {
1+
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
+
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
1+
𝐶𝑆𝑖
2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋
+
𝐷
𝑡𝑆𝑖
}         (4.36) 
Similarly, using equation (4.25-4.29), K0, K1 and K2 can be written in the terms of ψ𝑏 only as 
following: 
𝐾0 = ψ𝑏 − 𝐴𝐾1 −𝐾2 {𝐴. erf(𝐴) +
exp⁡(−𝐴2)
√𝜋
}      (4.37) 
𝐾1 =
√2𝜎𝑝
𝐶𝑆𝑖𝑡𝑆𝑖
{𝐶𝐺𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵3) − 𝐶𝐺𝑂𝑋 . ψ𝑏} − erf⁡(𝐴)𝐾2    (4.38) 
𝐾2 = 𝐴𝑏1(𝑉𝐺 − 𝑉𝐹𝐵1) + 𝐴𝑏2{𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) + 𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2)} − 𝐴𝑏3ψ𝑏  
           (4.39) 
where, 
𝐴𝑏1 = (
𝐸
𝑡𝑆𝑖
) (
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
) {
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
−
𝐷
𝑡𝑆𝑖
}         (4.40) 
𝐴𝑏2 = (
𝐸
𝑡𝑆𝑖
) (
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
) {
1
𝐶𝐺𝑂𝑋
⁡(1+
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
)
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
−
𝐷
𝑡𝑆𝑖
}       (4.41) 
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𝐴𝑏3 = (
𝐸
𝑡𝑆𝑖
) (
𝐶𝐺𝑂𝑋
𝐶𝑆𝑖
) {
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
+
1
𝐶𝐺𝑂𝑋
(1+
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
)(2𝐶𝑅𝑆𝐷+𝐶𝐵𝑂𝑋)
𝐶𝑆𝑖
𝐶𝐺𝑂𝑋
−
𝐷
𝑡𝑆𝑖
}    (4.42) 
Now, using the expressions of coefficients K0, K1 and K2 and by differentiating the equation 
(4.7) at x=0 and at x=tSi , we get,  
 
𝜕2ψ𝑓
𝜕𝑦2
− 𝛼𝑓ψ𝑓 = 𝛽𝑓            (4.43) 
𝜕2ψ𝑏
𝜕𝑦2
− 𝛼𝑏ψ𝑏 = 𝛽𝑏            (4.44) 
where,  
𝛼𝑓 =
exp⁡(−𝐵2)
√𝜋𝜎𝑝
2 𝐴𝑓3         (4.45) 
𝛽𝑓 =
𝑞𝑁𝑝
𝑘𝑆𝑖
exp(−𝐵2) −
exp⁡(−𝐵2)
√𝜋𝜎𝑝
2
{𝐴𝑓1(𝑉𝐺 − 𝑉𝐹𝐵1) + 𝐴𝑓2{𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) +
𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2)}}         (4.46) 
𝛼𝑏 =
exp⁡(−𝐴2)
√𝜋𝜎𝑝
2 𝐴𝑏3         (4.47) 
𝛽𝑏 =
𝑞𝑁𝑝
𝑘𝑆𝑖
exp(−𝐴2) −
exp⁡(−𝐴2)
√𝜋𝜎𝑝
2
{𝐴𝑏1(𝑉𝐺 − 𝑉𝐹𝐵1) + 𝐴𝑏2{𝐶𝑅𝑆𝐷(𝑉𝐷 − 2𝑉𝐹𝐵2) +
𝐶𝐵𝑂𝑋(𝑉𝑆𝑈𝐵 − 𝑉𝐹𝐵2)}}         (4.48) 
The equations (4.43) and (4.44) is the second order non-homogenous differential equations 
for front channel surface and back channel surface respectively.  
By solving the equations (4.43) and (4.44) with boundary conditions, the expression of front 
and back channel surface potential can be obtain as 
ψ𝑓 = 𝐴𝑓𝑒
√𝛼𝑓𝑥 + 𝐵𝑓𝑒
−√𝛼𝑓𝑥 −
𝛽𝑓
𝛼𝑓
       (4.49) 
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ψ𝑏 = 𝐴𝑏𝑒
√𝛼𝑏𝑥 + 𝐵𝑏𝑒
−√𝛼𝑏𝑥 −
𝛽𝑏
𝛼𝑏
          (4.50) 
where, 
𝐴𝑓 =
𝛽𝑓(𝑒
√𝛼𝑓𝐿
−1)+𝛼𝑓{𝑉𝑏𝑖(𝑒
√𝛼𝑓𝐿
−1)+𝑉𝐷𝑆.𝑒
√𝛼𝑓𝐿
}
𝛼𝑓(𝑒
2√𝛼𝑓𝐿
−1)
        (4.51) 
𝐵𝑓 =
𝑒
√𝛼𝑓𝐿
[𝛽𝑓(𝑒
√𝛼𝑓𝐿
−1)+𝛼𝑓{𝑉𝑏𝑖(𝑒
√𝛼𝑓𝐿
−1)−𝑉𝐷𝑆}]
𝛼𝑓(𝑒
2√𝛼𝑓𝐿
−1)
          (4.52) 
𝐴𝑏 =
𝛽𝑏(𝑒
√𝛼𝑏𝐿−1)+𝛼𝑏{𝑉𝑏𝑖(𝑒
√𝛼𝑏𝐿−1)+𝑉𝐷𝑆.𝑒
√𝛼𝑏𝐿}
𝛼𝑏(𝑒
2√𝛼𝑏𝐿−1)
      (4.53) 
𝐵𝑏 =
𝑒√𝛼𝑏𝐿[𝛽𝑏(𝑒
√𝛼𝑏𝐿−1)+𝛼𝑏{𝑉𝑏𝑖(𝑒
√𝛼𝑏𝐿−1)−𝑉𝐷𝑆}]
𝛼𝑏(𝑒
2√𝛼𝑏𝐿−1)
          (4.54) 
The equations (4.49) and (4.50) show the variation of the front and back surface potentials 
which varies along the channel length. For the threshold voltage calculation, the minimum 
surface potential in the channel is required to determine. Hence, we have to differentiate the 
equations (4.49) and (4.50) and equate it to zero which gives the position of minimum front 
and back channel surface potential respectively as 
𝑥𝑓,𝑚𝑖𝑛 =
1
√𝛼𝑓
𝑙𝑛 (
𝐵𝑓
𝐴𝑓
)         (4.55) 
𝑥𝑏,𝑚𝑖𝑛 =
1
√𝛼𝑏
𝑙𝑛 (
𝐵𝑏
𝐴𝑏
)         (4.56) 
Equations (4.55) and (4.56) position of minimum potential at front and back. It varied with the 
drain voltage. As the drain voltage increases, it shifted towards the source end. By substituting 
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these values in the equations (4.49) and (4.50), the minimum front and back channel surface 
potentials is obtained which is given by, 
 ψ𝑓,𝑚𝑖𝑛 = ψ𝑓|𝑥=𝑥𝑓,𝑚𝑖𝑛
        (4.57) 
ψ𝑏,𝑚𝑖𝑛 = ψ𝑏|𝑥=𝑥𝑏,𝑚𝑖𝑛          (4.58) 
4.2.2 Threshold Voltage 
The minimum gate voltage required to generate the conduction current between source and 
drain is called as threshold voltage. In other words, the threshold voltage is defined as the 
applied gate voltage for which surface potential becomes minimum and equals to the twice of 
Fermi voltage of the channel. 
For threshold voltage modeling, we can take its definition according to which it is the gate 
voltage at which the minimum surface potential equals to the value of 2𝜙𝑓, where 𝜙𝑓 is the 
Fermi voltage which can be expressed as 
𝜙𝑓 =
𝑘𝑇
𝑞
⁡𝑙𝑛 (
𝑁0
𝑛𝑖
)         (4.59) 
In the Re-S/D SOI MOSFETs, the larger among the front channel surface potential and back 
channel surface potential is considered as the threshold voltage. Hence, the threshold voltage 
is given by 
𝑉𝑡ℎ = 𝑉𝐺 |𝑚𝑎𝑥[𝜑𝑓,𝑚𝑖𝑛,𝜑𝑚𝑖𝑛,𝑏]=2𝜙𝑓             (4.60) 
The equation (4.60) is the expression of threshold voltage which gives two expression of 
threshold voltage, 𝑉𝑡ℎ𝑓  and 𝑉𝑡ℎ𝑏 which can be obtained by equating the minimum front and 
back channel surface potential to 2𝜙𝑓. 
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Now in order to obtain the threshold voltage 𝑉𝑡ℎ𝑓 , we have to rewrite the expressions of 
𝐴𝑓, 𝐵𝑓, 𝛽𝑓in terms of gate voltage 𝑉𝐺
′(= 𝑉𝐺 − 𝑉𝐹𝐵1) as 
𝐴𝑓 = 𝑢1𝑓. 𝑉𝐺
′ + 𝑣1𝑓             (4.61) 
𝐵𝑓 = 𝑢2𝑓 . 𝑉𝐺
′ + 𝑣2𝑓              (4.62) 
𝛽𝑓 = 𝑚𝑓. 𝑉𝐺
′ + 𝑛𝑓                  (4.63) 
Now equating the minimum front channel surface potential to 2𝜙𝑓 from equations (4.61-4.63) 
and replacing 𝑉𝐺
′
 with 𝑉𝑡ℎ𝑓
′
 where 𝑉𝑡ℎ𝑓
′ = 𝑉𝑡ℎ𝑓 − 𝑉𝐹𝐵1, we get 
𝑎𝑓𝑉𝑡ℎ𝑓
′2 + 𝑏𝑓𝑉𝑡ℎ𝑓
′ + 𝑐𝑓 = 0        (4.64) 
where, 
𝑎𝑓 = 𝑢1𝑓𝑢2𝑓 − (
𝑚𝑓
2𝛼𝑓
)
2
             (4.65) 
𝑏𝑓 = 𝑢1𝑓𝑣2𝑓 + 𝑣1𝑓𝑢2𝑓 −
𝑚𝑓.𝑛𝑓
2𝛼𝑓
2 −
𝑚𝑓
𝛼𝑓
𝜙𝑓            (4.66) 
𝑐𝑓 = 𝑣1𝑣2 −𝜙𝑓b
2 − (
𝑛𝑓
2𝛼𝑓
)
2
−
𝑛𝑓
𝛼𝑓
𝜙𝑓            (4.67) 
Now in order to obtain the threshold voltage 𝑉𝑡ℎ𝑏 , we have to rewrite the expressions of 
𝐴𝑏, 𝐵𝑏, 𝛽𝑏in terms of gate voltage 𝑉𝐺
′(= 𝑉𝐺 − 𝑉𝐹𝐵1) as 
𝐴𝑏 = 𝑢1𝑏. 𝑉𝐺
′ + 𝑣1𝑏             (4.68) 
𝐵𝑏 = 𝑢2𝑏. 𝑉𝐺
′ + 𝑣2𝑏             (4.69) 
𝛽𝑏 = 𝑚𝑏 . 𝑉𝐺
′ + 𝑛𝑏                 (4.70) 
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Now, equating the minimum back channel surface potential to 2𝜙𝑓 rom equations (4.61-4.63) 
and replacing 𝑉𝐺
′
 with 𝑉𝑡ℎ𝑏
′
 where 𝑉𝑡ℎ𝑏
′ = 𝑉𝑡ℎ𝑏 − 𝑉𝐹𝐵3 , we get 
𝑎𝑏𝑉𝑡ℎ𝑏
′2 + 𝑏𝑏𝑉𝑡ℎ𝑏
′ + 𝑐𝑏 = 0        (4.71) 
where, 
𝑎𝑏 = 𝑢1𝑏𝑢2𝑏 − (
𝑚𝑏
2𝛼𝑏
)
2
             (4.72) 
𝑏𝑏 = 𝑢1𝑏𝑣2𝑏 + 𝑣1𝑏𝑢2𝑏 −
𝑚𝑏 .𝑛𝑏
2𝛼𝑏
2 −
𝑚𝑏
𝛼𝑓
𝜙𝑓            (4.73) 
𝑐𝑏 = 𝑣1𝑣2 −𝜙𝑓
2 − (
𝑛𝑏
2𝛼𝑏
)
2
−
.𝑛𝑏
𝛼𝑏
𝜙𝑓             (4.74) 
By solving the quadratic equations (4.64) and (4.71), the threshold voltage can be expressed as 
𝑉𝑡ℎ𝑓 =
−𝑏𝑓±√𝑏𝑓
2−4𝑎𝑓𝑐𝑓
2𝑎𝑓
+ 𝑉𝐹𝐵1       (4.75) 
𝑉𝑡ℎ𝑏 =
−𝑏𝑏±√𝑏𝑏
2−4𝑎𝑏𝑐𝑏
2𝑎𝑏
+ 𝑉𝐹𝐵3       (4.76) 
Since, 𝑉𝑡ℎ𝑓  and 𝑉𝑡ℎ𝑏  are the threshold voltage corresponding to front channel and back channel 
surface. It means that the device is tuned on when adequate amount of current flows either on 
front channel or back channel. The conduction starts at front channel before back channel if 
the front channel surface potential is larger while conduction starts at back channel before front 
channel if the back channel surface potential is larger which ensure the threshold voltage of the 
device. 
Hence, final threshold voltage can be determined by 
𝑉𝑡ℎ = {
𝑉𝑡ℎ𝑓 ⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡; ⁡ψ𝑓,𝑚𝑖𝑛 > ψ𝑏,𝑚𝑖𝑛
𝑉𝑡ℎ𝑏 ⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡⁡; ⁡ψ𝑓,𝑚𝑖𝑛 < ψ𝑏,𝑚𝑖𝑛
      (4.77) 
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4.3 Results and Discussions 
The surface potentials at front and back channel and threshold voltage has been expressed in 
equations (4.49), (4.50) and (4.77) respectively. Now the surface potential and threshold 
voltage at front and back channel are extracted from the device simulator ATLAS.  
In ATLAS, the threshold voltage can be extracted form ID-VG graph. It is determined as the 
gate voltage where the drain current IDth reached at the specific value, which is given by 
IDth=1x10
-7.(WL/LG) 
Where, WL is the channel width, and LG is the gate length. While simulation of device in 
ATLAS, the channel width is taken as 1µm. 
The potential distribution in the device can be seen in fig. 4.3 with L=50nm at drain voltage 
0.2V. The minimum surface potential at both front and back channel is shift towards source 
from middle of channel. The minimum surface potential will be at centre of channel if drain 
bias is zero. The potential distribution at front and back channel surface along the channel 
length is shown in the fig. 4.3. 
Although the minimum potential drop for back channel is more as compared to minimum 
potential for front channel, the back channel surface potential dominates the threshold voltage. 
Since, a p -type base silicon concentration is used, and hence the surface potential at front 
channel (Vthf) is smaller than the surface potential at back channel (Vthb). When low-doped 
substrates is used, then the back channel potential dominates the threshold voltage. 
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Fig. 4.3 The distribution of potential in the device with L=50 nm 
 
 
Fig. 4.4 Front and back channel potential distribution along the channel  
with L=50 nm. 
 
. 
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The threshold voltage in equation (4.77) has been obtained from minimum surface potential 
formulated in equation (4.57) and (4.58). The analytic model result of threshold voltage is 
verified from result extracted from device simulator ATLAS. Since, the channel is doped with 
the Gaussian profile, the total doping concentration in the channel is dependent at on Gaussian 
parameters peak concentrations (Np), projected deviation (σP) and projected range (RP).  Fig. 
4.5-4.7 shows the dependency of threshold voltage (Vth) on different peak concentrations (Np), 
projected deviation (σP) and projected range (RP) of the Gaussian distribution of doping profile. 
 
 
Fig 4.5 Variation of the threshold voltage with gate length with Gaussian profile for different 
peak concentration 
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Fig 4.6 Variation of the threshold voltage with gate length with Gaussian profile for different 
project deviation 
 
Fig 4.7 Variation of the threshold voltage with gate length with Gaussian profile for different 
project range 
 
For longer channel length, the threshold voltage as almost constant but as the channel length 
decreases, the short-channel effects are introduced due to the reduction of channel length 
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causes the smaller threshold voltage. In fig 4.4, as the peak concentration increases, the total 
concentration in the channel increases, and thus the threshold voltage is also increased. The 
same tendency can been be seen for RP and σP in fig 4.5 and 4.6. As the σP increases, Gaussian 
doping distribution approaches to uniform doping, and total doping concentration in the 
channel region increases due to which the threshold voltage is upsurge but the short channel 
immunity is relatively unaffected. The threshold voltage is also dependent on physical 
parameters of device. Fig. (4.8-11) show the variation of threshold voltage with physical 
parameters of the device such as channel thickness (tSi), GOX thickness (tGOX), BOX thickness 
(tBOX) and source/drain extension. In case of thinner channel (fig. 4.8), the back channel surface 
potential is affected more than front channel surface potential and thus, the short channel 
immunity advances and threshold voltage increases.  
 
Fig 4.8 Variation of the threshold voltage with gate length with Gaussian profile for different 
channel thickness 
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Fig 4.9 Variation of the threshold voltage with gate length with Gaussian profile for different 
gate oxide thickness 
 
Fig 4.10 Variation of the threshold voltage with gate length with Gaussian profile for 
different buried oxide thickness 
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With reduction of GOX thickness, CGOX is enlarged and threshold voltage increases and thus 
short channel immunity improves. The threshold voltage is also increased with reduction of 
BOX thickness (fig. 4.10) but the short channel immunity is marginally reduced because the 
applied gate voltage is comparatively expended more over the BOX. 
 
Fig 4.11 Variation of the threshold voltage with gate length with Gaussian profile for 
different depth of recessed region 
The threshold voltage is little bit influenced by the thickness of recessed source/drain tRSD 
which allowing extensive choice in the design of Re/S/D SOI MOSFET with respect to 
threshold voltage. The device will act as conventional SOI MOSFET at tRSD=0. The 
capacitance CBOX is calculated from equation 4.23 with θ=π. Fig. 4.11 shows the threshold 
voltage variation with gate length at different thicknesses of recessed region. Foe all the cases, 
this model is compared with result simulated in ATLAS which shows a very good agreement. 
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CHAPTER 6 
CONCLUSION 
 
 
 
In the downscaling, the basic electrical characteristics varied due to the short channel effects. 
The SCEs degrades the performance of the device. The physical parameters has been designed 
in order to achieve the electrical characteristics like threshold voltage, subthreshold swing, on 
and off currents as detailed in ITRS 2011 specifications.  
The threshold voltage for the FD Re-SOI MOSFETs has been successfully modelled.  The 
potential distribution is obtained using 2D Poison’s equations and proper boundary conditions 
by taking vertical Gaussian doping in the channel which is used to find the expression of 
threshold voltage. Then, this analytic model is compared by results simulated in the 2D 
simulator ATLAS SILVACO with different channel length (tSi), gate oxide (tGOX), buried oxide 
(tBOX) and recessed source/drain thickness (tRSD). The model result has been matched with 
simulation result. 
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APENDIX 
 
 
 
A.1 Gaussian Distribution 
It is named after the mathematician Carl Friedrich Gauss. It is also called as “bell shaped 
curve”. It is a continuous distribution. 
Mathematically, the Gaussian function is defined as, 
 
where,  
 = The channel doping concentration 
 = Maximum doping (Peak concentration) in the channel 
 = Position of peak concentration / mean of distribution 
 = Variance of distribution 
 
  
Fig. A.1 Guassian distribution 
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By introducing a variable ‘c’ as 
     
Using above variable, the Gaussian function can be expressed as 
   
 
Syntax for Atlas: 
doping gaussian characteristic=c peak=   conc=   type of semiconductor region=n / 
direction=y 
where,  
type of semiconductor will be n.type for n-type and p.type for p-type semiconductor  
region defines the region number (n) and  
direction may be either x or y 
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